other82 active rulesVerified 2026-09-30

Xilinx .gitignore Template

Standard Xilinx gitignore template from upstream github/gitignore collection. Generated and merged deterministically with upstream GitHub repository patterns to keep your repository clean of package directories, temporary build artifacts, and local environment files.

Interactive Stack Generator

Preconfigured with Xilinx

Quick add:

Selected1

Xilinx

Selected Templates (1)

Xilinx

other

Standard Xilinx gitignore template from upstream github/gitignore collection

#xilinx

.gitignore

82 rules•1 template

1### Xilinx ###
2# gitignore template for Xilinx Vivado Design Suite
3# website: https://www.xilinx.com/support/download.html
4 
5# [home]
6*.jou
7*.log
8*.debug
9*.str
10*.zip
11*.tmp
12*.rst
13*.os
14*.js
15*.pb
16*.dcp
17*.hwdef
18*.vds
19*.veo
20*.wdf
21*.vdi
22*.dmp
23*.rpx
24*.rpt
25*_stub.v
26*_stub.vhdl
27*_funcsim.v
28*_funcsim.vhdl
29.project
30 
31# [dir]
32*.cache
33.metadata
34*.data
35*.ipdefs
36.Xil
37*.sdk
38*.hw
39*.ip_user_files
40 
41### IP synth
42*_synth_*
43 
44.jobs
45 
46### project synth
47*/*.runs/synth*/*.xml
48*/*.runs/synth*/*.txt
49*/*.runs/synth*/*.sh
50*/*.runs/synth*/*.tcl
51*/*.runs/synth*/*.bat
52*/*.runs/synth*/*.xdc
53!*/*.runs/synth*/*utilization*.rpt
54 
55*.runs/synth*/*.xml
56*.runs/synth*/*.txt
57*.runs/synth*/*.sh
58*.runs/synth*/*.tcl
59*.runs/synth*/*.bat
60*.runs/synth*/*.xdc
61!*.runs/synth*/*utilization*.rpt
62 
63### project impl
64*/*.runs/impl*/*.xml
65*/*.runs/impl*/*.html
66*/*.runs/impl*/*.txt
67*/*.runs/impl*/*.sh
68*/*.runs/impl*/*.tcl
69*/*.runs/impl*/*.bat
70!*/*.runs/impl*/*utilization*.rpt
71 
72*.runs/impl*/*.xml
73*.runs/impl*/*.html
74*.runs/impl*/*.txt
75*.runs/impl*/*.sh
76*.runs/impl*/*.tcl
77*.runs/impl*/*.bat
78!*.runs/impl*/*utilization*.rpt
79 
80### block design
81*/*/bd/*/hdl
82*/*/*/bd/*/hdl
83 
84*/*/bd/*/*.xdc
85*/*/*/bd/*/*.xdc
86 
87*/*/bd/*/ip/*/*.xdc
88*/*/*/bd/*/ip/*/*.xdc
89 
90*/*/bd/*/ip/*/*/
91*/*/*/bd/*/ip/*/*/
92 
93*/*/bd/*/ip/*/*.vhd
94*/*/*/bd/*/ip/*/*.vhd
95 
96*/*/bd/*/ip/*/*.xml
97*/*/*/bd/*/ip/*/*.xml
98 
99*.c
100*.h
101*.vho
102*.html
103*/*/bd/*/ip/*/*.tcl
104*/*/*/bd/*/ip/*/*.tcl
105hw_handoff
106ipshared
107

107 lines•UTF-8•LF

Deterministic

Raw Xilinx .gitignore

Crawlable upstream source template

xilinx.gitignore•106 lines•UTF-8

1# gitignore template for Xilinx Vivado Design Suite
2# website: https://www.xilinx.com/support/download.html
3 
4# [home]
5*.jou
6*.log
7*.debug
8*.str
9*.zip
10*.tmp
11*.rst
12*.os
13*.js
14*.pb
15*.dcp
16*.hwdef
17*.vds
18*.veo
19*.wdf
20*.vdi
21*.dmp
22*.rpx
23*.rpt
24*_stub.v
25*_stub.vhdl
26*_funcsim.v
27*_funcsim.vhdl
28.project
29 
30# [dir]
31*.cache
32.metadata
33*.data
34*.ipdefs
35.Xil
36*.sdk
37*.hw
38*.ip_user_files
39 
40### IP synth
41*_synth_*
42 
43.jobs
44 
45### project synth
46*/*.runs/synth*/*.xml
47*/*.runs/synth*/*.txt
48*/*.runs/synth*/*.sh
49*/*.runs/synth*/*.tcl
50*/*.runs/synth*/*.bat
51*/*.runs/synth*/*.xdc
52!*/*.runs/synth*/*utilization*.rpt
53 
54*.runs/synth*/*.xml
55*.runs/synth*/*.txt
56*.runs/synth*/*.sh
57*.runs/synth*/*.tcl
58*.runs/synth*/*.bat
59*.runs/synth*/*.xdc
60!*.runs/synth*/*utilization*.rpt
61 
62### project impl
63*/*.runs/impl*/*.xml
64*/*.runs/impl*/*.html
65*/*.runs/impl*/*.txt
66*/*.runs/impl*/*.sh
67*/*.runs/impl*/*.tcl
68*/*.runs/impl*/*.bat
69!*/*.runs/impl*/*utilization*.rpt
70 
71*.runs/impl*/*.xml
72*.runs/impl*/*.html
73*.runs/impl*/*.txt
74*.runs/impl*/*.sh
75*.runs/impl*/*.tcl
76*.runs/impl*/*.bat
77!*.runs/impl*/*utilization*.rpt
78 
79### block design
80*/*/bd/*/hdl
81*/*/*/bd/*/hdl
82 
83*/*/bd/*/*.xdc
84*/*/*/bd/*/*.xdc
85 
86*/*/bd/*/ip/*/*.xdc
87*/*/*/bd/*/ip/*/*.xdc
88 
89*/*/bd/*/ip/*/*/
90*/*/*/bd/*/ip/*/*/
91 
92*/*/bd/*/ip/*/*.vhd
93*/*/*/bd/*/ip/*/*.vhd
94 
95*/*/bd/*/ip/*/*.xml
96*/*/*/bd/*/ip/*/*.xml
97 
98*.c
99*.h
100*.vho
101*.html
102*/*/bd/*/ip/*/*.tcl
103*/*/*/bd/*/ip/*/*.tcl
104hw_handoff
105ipshared
106

Key Pattern Breakdown

Build Outputs & Compiled Artifacts

Generated binary files, compilation targets, and distribution bundles that can be reliably reproduced from source.

*.os

Execution Caches & Runtime Logs

Diagnostic logs, runtime metadata, test coverage reports, and incremental compiler caches that cause noisy repository diffs.

*.log*.tmp*.cache

Source & Verification

Source: GitHub gitignore (main)

License: CC0-1.0

Place this file in the root directory of your project as .gitignore. Changes take effect on newly added or untracked files.

other

Xilinx .gitignore Template

Interactive Stack Generator

Raw Xilinx .gitignore

Key Pattern Breakdown

Build Outputs & Compiled Artifacts

Execution Caches & Runtime Logs

Source & Verification

Related & Companion Technologies

AL

Alteryx

Altium Designer

AtmelStudio (embedded)